DMA and ADC connection

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

DMA and ADC connection

ソリューションへジャンプ
1,487件の閲覧回数
mathias_edman
Contributor III

Hi,

I am working with MPC5777C. At the moment I try to understand EQADC together with DMA. I have looked at many examples (for other MCUs since none exist for mine) and read quite a bit in reference manual.

As I understand it, for EQADC you can configure it so that it will be filled and drained by DMA automatically. This is done with IDCRx register:

"Generate DMA request to move data from the system memory to CFIFOx."

"Generate DMA request to move data from RFIFOx to the system memory."

For DMA you can easily configure the source and destination so that it will fill the EQADC command FIFO and drain the EQADC result FIFO.

But I struggle to understand what the connection is between the two. I mean how do EQADC know what DMA to trigger in order to fill or drain the FIFOs?

Regards,

Mathias

タグ(2)
1 解決策
1,351件の閲覧回数
davidtosenovjan
NXP TechSupport
NXP TechSupport

Hi, it is fixed according eDMA channel. DMA triggering must be initiated by eQADC module (by CFFFx and RFDFx flag) and its triggers particular DMA channel according the table below.

pastedImage_3.png

元の投稿で解決策を見る

2 返答(返信)
1,352件の閲覧回数
davidtosenovjan
NXP TechSupport
NXP TechSupport

Hi, it is fixed according eDMA channel. DMA triggering must be initiated by eQADC module (by CFFFx and RFDFx flag) and its triggers particular DMA channel according the table below.

pastedImage_3.png

1,351件の閲覧回数
mathias_edman
Contributor III

Thanks for answering, very helpful!

0 件の賞賛
返信