pcb design / pin connection guidelines

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

pcb design / pin connection guidelines

667 Views
lpcware
NXP Employee
NXP Employee
Content originally posted in LPCWare by equinox on Mon Jun 18 08:03:06 MST 2012
I am designing a board that uses LPC4330FET100.

I have been looking through the user manual and the data sheet
and am having some trouble finding guidelines for practical
board design information like:

* selection of decoupling caps,
* information on how to choose the clock source
  Do I have to use a crystal or is a standard oscillator chip ok?
  Are there any requirements on the clock inputs to insure correct operation of the HS USB interface?
* What pins have to be connected to guarantee that a given interface will work as advertized.
* Are there any specific requirements on the design of my DC power supplies?
* A general checklist of things that need to be done for schematic and layout

Does anybody know where such information can be found?
It might be ok if I could find a document along these lines for a related part family.
Maybe it exists for something like LPC1850?

I do a lot of FPGA design, and this type of checklist / guideline document is readily available.
It seems like something should exist for this family of microcontrollers - just to give the designer information he needs to know in order to do the board design.
Labels (1)
0 Kudos
Reply
3 Replies

607 Views
lpcware
NXP Employee
NXP Employee
Content originally posted in LPCWare by twest820 on Thu Jun 28 18:50:27 MST 2012
I've been referring to the Hitex A4 schematics (http://www.lpcware.com/content/nxpfile/lpc1800-lpc4300-hitex-board-schematic-reva4) for the basics.  However, it doesn't seem LPCXpresso 4.2.3 is far enough along yet to assist in planning pin assignments or enabling/disabling clocks and peripherals---at least for me the example dual core project loads up with empty core register and peripherals tabs (http://support.code-red-tech.com/CodeRedWiki/LPC43DualCoreProjects).  Anyone found an efficient way of dealing with this?  Having poked around a bit it seems like the current options are to either dig through the header files to figure out how to get things set up (probably not too bad if one's worked with other Cortex parts, though that's not the case for me) or wait for 4.2.4.
0 Kudos
Reply

607 Views
lpcware
NXP Employee
NXP Employee
Content originally posted in LPCWare by PhilYoung on Tue Jun 19 14:33:03 MST 2012
decoupling depends on the PCB design also, so is not a simple answer.
Clocking is simple as the device has an internal RC oscillator that it uses at startup so you can choose almost anything, the PLL is very flexible so you only need to ensure you meet the frequency stability requirements for USB.
Pins for an interface is not a simple answer either as most interfaces have multiple pin selection options, the device is VERY flexible in this respect. The starting point is make a list of what signals you need, each section in the UM usually defines what is the minimum requirement, then use a spreadsheet so allocate these to available pins. Start with the EMC since these pins have the fewest options in terms of multiplexing. It's a tedious process.

The device seems to consume < 200mA with most functions operating, and has an internal regulator which helps, I've not seen any issues with power supply design for it just using a variety of different LDO's, it always seems to boot correctly so that does not seem critical.

0 Kudos
Reply

607 Views
lpcware
NXP Employee
NXP Employee
Content originally posted in LPCWare by jdurand on Mon Jun 18 08:53:36 MST 2012
No specific recommendations, but...

With any new chip I check the user manual and data sheet for how to deal with unused and power pins and also look at the schematic of any demo boards available.

You will often find the demo boards don't follow the written recommendations, some times the written ones aren't even possible (I used a ____ brand chip as an example at a trade show panel discussion about this, a 12mm x 12mm chip was supposed to have 24 capacitors DIRECTLY under the part, this included a mix of tantalum and ceramic).

The LPC parts are nice as they have the core regulator built-in, no worries about sequencing up multiple supplies on the board (especially when every chip says it has to be the first to power up).

I use good power/ground planes, a reasonable decoupling capacitor at each power pin, and some bulk capacitance on the board.  These parts don't draw nearly the power that older parts did so that helps a LOT.  I designed a VoIP board that drew 25 Watts and every other part on the board needed its own power supply.  I had an FPGA just to sequence everything on.
0 Kudos
Reply