LPC54113 Controller RAM

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

LPC54113 Controller RAM

ソリューションへジャンプ
469件の閲覧回数
PK_1114
Contributor II

Dear Sir,

 

In the LPC54113 Controller RAM Area is erased by the software, Watchdog Reset time.

 

Thank You,

B Pavan Kumar

0 件の賞賛
返信
1 解決策
456件の閲覧回数
xiangjun_rong
NXP TechSupport
NXP TechSupport

Hi,

I suppose that there is not erasing concept for SRAM,you can write any data at any time to an address of SRAM. In  general, after reset, the data in SRAM is random, even if the data in SRAM are all zero, you can not take it for granted.

Hope it can help you

BR

XiangJun Rong

 

 

元の投稿で解決策を見る

0 件の賞賛
返信
2 返答(返信)
457件の閲覧回数
xiangjun_rong
NXP TechSupport
NXP TechSupport

Hi,

I suppose that there is not erasing concept for SRAM,you can write any data at any time to an address of SRAM. In  general, after reset, the data in SRAM is random, even if the data in SRAM are all zero, you can not take it for granted.

Hope it can help you

BR

XiangJun Rong

 

 

0 件の賞賛
返信
450件の閲覧回数
frank_m
Senior Contributor III

To expand on that, SRAM is usually initialized in the startup code.
Most regions are cleared (to zero), others are initialized with constant data from Flash, according to the linker script settings.

If one want to change this behavior, this would be the place to implement it, i.e. the startup code in connection with the linker script and section definitions.

0 件の賞賛
返信