the system address map of cortex_m4

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 

the system address map of cortex_m4

655 次查看
dugg
Contributor II

the cortex_m4 technical reference manual say that:from 0x00000000 to 0x20000000 is code map,from 0x20000000 to

0x40000000 is sram,

微信截图_20190513092959.png

but the k64  technical reference manual say that:the sram map is from 0x1fff0000微信截图_20190513093417.png

why the inital address of sram is in the code map of  cortex_m4?

标签 (1)
0 项奖励
回复
1 回复

541 次查看
jingpan
NXP TechSupport
NXP TechSupport

Hi,

Yes, Kinetis K series devices split SRAM to two block and two address range. Please refer to 3.5.3.3 SRAM accesses in 64 reference manual. From figure 3-26, you can see that two memory block has their own access port. Thus, CPU core and other masters can access them simultaneously. This structure can speed up its work.

BTW, it is not recommended to mix use these two block. Please refer to FreeRTOS Heap with Segmented Kinetis K SRAM | MCU on Eclipse 

Regards,

Jing