About non-overlap time of TEA2016AAT

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

About non-overlap time of TEA2016AAT

ソリューションへジャンプ
2,494件の閲覧回数
YorkZHU
Contributor I

Hello, I notice that in Chapter 18, the minimum non-overlap time is 200ns, but after calculating the deadtime of LLC under 300kHz, the optimal deadtime is 73ns. In this case, I hope you will give a constructive help or advice, how could I optimize the parameter. Thanks! 

0 件の賞賛
返信
1 解決策
2,441件の閲覧回数
guoweisun
NXP TechSupport
NXP TechSupport
0 件の賞賛
返信
6 返答(返信)
2,444件の閲覧回数
guoweisun
NXP TechSupport
NXP TechSupport

it doesn't include 150ns.

0 件の賞賛
返信
2,443件の閲覧回数
YorkZHU
Contributor I

The deadtime I get from external pin is 50ns or 200ns? 

0 件の賞賛
返信
2,442件の閲覧回数
guoweisun
NXP TechSupport
NXP TechSupport

200ns.

0 件の賞賛
返信
2,429件の閲覧回数
YorkZHU
Contributor I

Fine. 

0 件の賞賛
返信
2,459件の閲覧回数
guoweisun
NXP TechSupport
NXP TechSupport

You should follow this parameter specification of this IC.

0 件の賞賛
返信
2,456件の閲覧回数
YorkZHU
Contributor I

If I need MOSFET working in the best frequency, I have to set the minimum non-overlap time parameter by using RDK01DB1561 development programming board? 

Besides, I need to know whether the minimum non-overlap time 200ns contains the fixed HB intern delay time 150ns. I mean 150+50ns. Or 50ns contains HB intern delay time. 

YorkZHU_0-1646623595145.png

 

0 件の賞賛
返信