Hardware filter for Parallel Input/Output

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 

Hardware filter for Parallel Input/Output

684 次查看
Brax02
Contributor III

Hello,

 

With a MC9S08 I configure the parallel port in input.

 

My questions is how is filtered this input  by the hardware? Against glitch etc ?

 

Are several aquisitions done  before to transmit a value to the software ?

 

When is the value of the port refresh ? Every BUSCLK ?

标签 (1)
标记 (4)
0 项奖励
回复
2 回复数

551 次查看
Monica
Senior Contributor III

Hello Brax02,

was this suggestion helpful?

Please keep us posted, we'd like to know :smileywink:

Best,

Monica.

0 项奖励
回复

551 次查看
Derrick
NXP Employee
NXP Employee

Hello,

Regular input port pins are synchronized by the bus clock, but they are not "filtered".  On regular port pins, input signal transitions that are faster than 1.5 bus clocks will normally be recognized.  So the input port data is effectively updated upon every bus clock cycle.

You will need to use application software techniques if you need to filter, deglitch or debounce input signals.

Best Regards,

Derrick


0 项奖励
回复