AnsweredAssumed Answered

ONOFF Event during the Max Timeout in IMX6UL

Question asked by sadatan vashistha on May 15, 2017

What will happen if I will follow the below given sequence:

Connected switch between  ONOFF Pin and GND.

IMX6UL processor is ON

Press switch to generate a LOW Level on ONOFF pin.

Max Timeout is set  to 15Secs.

During Max Timeout I will again send a LOW to ONOFF pin from MPU.

What will be the status of "SNVS_PMIC_ON_REQ" pin.

Outcomes