DDR3L support for i.MX6SL

[ko-hey]

Hi all

I want to use DDR3L with i.MX6SL but there is no clear description that i.MX6SL supports DDR3L in RM.

There is no IBIS model, too. Where is a IBIS model for i.MX6SL with DDR3L ?

According to the above, I guess that i.Mx6SL doesn't support DDR3L.

Does anyone have experience to develop DDR3L with i.MX6SL ?

If yes, please let me a DDR3L's device part number.

Ko-hey

[LinWang]

Hi Ko-hey,

Can I know what the part number which you want to used?

And what's the voltage supply to DDR3L device on your board?

Thanks!

[ko-hey]

Hi LinWang

I'm working with my customer and they are using MCIMX6L2EVN10AB.

I don't have accurate information about the voltage level that they are suppling.

But I got the answer about the voltage level from following threads.

https://community.freescale.com/thread/385414

https://community.freescale.com/message/485528

Ko-hey

[LinWang]

Hi Ko-hey,

Sorry for my confusing question.

I want to know the part number of DDR device.

And on customer's design, the voltage value supplied.

As you know, DDR3L support 1.5V voltage too.

Thanks!

[ko-hey]

Hi LinWang

They're using H5TC4G63CFR made by SK Hynix.

Could you tell me why you ask the part number ?

I know the device is also using as 1.5V.

But they want to minimize power consumption so they need to use 1.35V.

Ko-hey

[LinWang · Accepted solution]

Hi Ko-hey,

Thanks for your update!

Current status on NXP:

We had used and validated DDR3L device on NXP reference design. But only work at 1.5V.

1.35V mode is not available on NXP reference design.

(H5TC4G63CFR was not included in NXP reference design.)

For customer, I believe even NXP did validation customer also need do their validation/test on their product.

Suggest customer reserve 1.5V possibility when they change to 1.35V on design.

Then make decision after their product validation/test.

[ko-hey]

Hi LinWang

Thank you for your update.

I understand that NXP have validated with DDR3L on NXP reference design at 1.5V.

Let me confirm about difference between at 1.5V and at 1.35 V.

The difference is only voltage level. Is it correct ?

There are no difference about boot ROM code. Is it correct ?

Ko-hey

[LinWang]

Hi Ko-hey,

Yes, only working voltage is different.

No any SW different and no difference on boot configuration .

[ko-hey]

Hi LinWang

Thanks !!

Ko-hey

[ko-hey]

Hi LinWang

Sorry, let me confirm two things.

1. The board that you mention was MCIMX6SLEVK. Is it correct ?

2. Could you tell me the part number of DDR3L device that NXP validated ?

Ko-hey

[LinWang]

Hi Ko-hey,

no,6SLEVK use LPDDR2 not DDR3.

As i.MX6 series platform use same DDR controller, we had validated MT41K128M16 part on reference board.

And we have some customer use i.MX6SL+DDR3 before.

[Rita_Wang]

Hi Ko-hey,

Sorry for late reply. I am working on this thread and confirming it for you.

Have a nice day

Best Regards

Dan

[ko-hey]

Hi Dan

Thank you for your corporation.

I'm expecting to hear helpful news.

Ko-hey

[Rita_Wang]

Hi Ko-hey,

So sorry for late reply. I have confirmed it for you. And I just get reply from our AE team, is that" i.MX6SL only support DDR3.Can’t support DDR3L". Hope this can help you.
Have a great day,
Dan

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Mark Correct button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

[ko-hey]

Hi Dan

Could you tell me the reason why i.MX6SL can't support DDR3L ?

It's big impact for my customer so please confirm again.

According to P21 of the IMX6SLCEC.pdf, it mention about DDR3L.

So I guess it can support DDR3L.

Ko-hey

[Rita_Wang]

Hi Ko-hey,

I confirmed it further for you. So sorry to bring the improper reply for you yesterday. Our AE expert give update reply:

For design, it can support DDR3L.

But we never validate DDR3L before.

About the pin mux you can refer to the section 32.4.5 LPDDR2 and DDR3 pin mux mapping in IMX6SLRM.pdf.
Have a great day,
Dan

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Mark Correct button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

[ko-hey]

Hi Dan

Thank you for your update.

In conclusion, you can say that i.MX6SL support DDR3L.

Because the IP of MMDC that is implemented with i.MX6SL supports DDR3L.

However, you have never validated the IP with a DDR3L device after it's implemented to i.MX6SL.

Is it able to say that i.MX6SL supports DDR3L ?

I can't understand a meaning of the difference between "Support" and "Validated".

To be honest, my customer use DDR3L and it works with i.MX6SL.

So I think i.MX6SL can use with DDR3L.

But if it were not for a comment that i.MX6SL support DDR3L from NXP, it might cause a QA issue.

Ko-hey

[ko-hey]

Hi Dan

Could you let me know the status ?

Ko-hey