I do not. There is no delay between the DUMMY_RWDS command and the WRITE_DDR command in an AHB write.
I do see a 15us delay between ahb write bursts that I assume is either the AHB_TX_BUF or the TX_FIFO reloading. It is difficult to ascertain what is going on between those two data sources.