iMXRT1050 with LCD 24bpp and Ethernet

[davidouatt08]

Hello,

On a board, I have an iMXRT1052 or iMXRT1062 (pin to pin compatible) with ethernet in RGMII (ENET_RX_DATA0/DATA1, ENET_TX_DATA0/DATA1), and I need to add an LCD. I have check on datasheet and it seems like only 16bpp is possible.

Can you confirm that it is possible to have an RGB bus in 24bpp for the LCD or only 16bpp will be possible? 

Thanks

[victorjimenez]

Hello, David 

According to the datasheet section 1.1, the parallel RGB LCD interface supports 8/16/24 bit interface. 

Have a great day,
Victor

-------------------------------------------------------------------------------
Note:
- If this post answers your question, please click the "Mark Correct" button. Thank you!

- We are following threads for 7 weeks after the last post, later replies are ignored
Please open a new thread and refer to the closed one, if you have a related question at a later point in time.
-------------------------------------------------------------------------------

[davidouatt08]

Yes thank you Victor,

I know that 24bpp is possible, my question is :24 bpp possible with ethernet in RGMII (ENET_RX_DATA0/DATA1, ENET_TX_DATA0/DATA1) or only 16bpp will be possible since the pins of ENET are shared with LCD? Or in other words, is it possible to have 24bpp LCD and remap the ENET signals on other pins in order to have both functions working at the same time?

Regards

[victorjimenez]

Hello, David 

Thanks for clarifying, which pins are the ones you find conflicts? 

• For ENET_TX_DATA00, instead of IOMUXC_SW_MUX_CTL_PAD_GPIO_B1_07, you can use IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_22. 
• For ENET_TX_DATA01, instead of IOMUXC_SW_MUX_CTL_PAD_GPIO_B1_08, you can use IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_21. 
• For ENET_RX_DATA00, instead of IOMUXC_SW_MUX_CTL_PAD_GPIO_B1_04, you can use IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_20. 
• For ENET_RX_DATA01, instead of IOMUXC_SW_MUX_CTL_PAD_GPIO_B1_05, you can use IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_19. 

Regards, 

Victor