interrupts at EL2 on i.MX8M

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

interrupts at EL2 on i.MX8M

1,457件の閲覧回数
pnee
Contributor II

What do I need to do to make interrupts work in EL2 on i.MX8M? Is there a set up sequence I can follow?

Interrupts are operational on my i.MX8M target at EL1. And at EL2, if I switch methods to polling, the required functionality works.

So it all points to that I am missing something in my interrupts setup. Any help would be greatly appreciated.  

タグ(1)
4 返答(返信)

1,374件の閲覧回数
jamesbone
NXP TechSupport
NXP TechSupport

Which Linux BSP are you using? do you have an error Log?  Do you have something to share that helps to reproduced the issue in a EVK board?

0 件の賞賛

1,374件の閲覧回数
pnee
Contributor II

We are not working from a BSP. We are developing our own custom image that will be used in a testing/verification environment. There are no error messages being reported so there is nothing that I can give you on that. 

0 件の賞賛

1,374件の閲覧回数
Peng_Fan
NXP Employee
NXP Employee

Check HCR_EL2 system registers from ARMv8-A doc to enable VM feature and physical interrupt routing, then you will catch IRQ in EL2.

Kernel & Virtualization Engineer

1,374件の閲覧回数
pnee
Contributor II

Can you be specific about enabling the VM feature? Which bit(s) of the HCR_EL2 register do I need to modify? 

0 件の賞賛