iMX6 ADV signal

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 

iMX6 ADV signal

912 次查看
joannacastellan
Contributor I

The Asynchronous Read Memory Access Timing for the EIM in the Applications Processor Reference Manual refers to signal ADV, but I cannot find/map this external I/O. Does anyone know which output this is?

标签 (1)
2 回复数

600 次查看
Yuri
NXP Employee
NXP Employee

Please use EIM_LBA signal, according to Table 22-2 (EIM External Signals) of i.MX6 DQ Reference Manual :
"EIM_LBA Address Valid. This active-low output signal is asserted during

burst mode accesses to cause the external burst capable device to load

a new starting burst address. Assertion of LBA indicates that a

valid address is present on the address bus. Its behavior is affected

by the SWR, SRD, BCD, and BCS fields of the EIM_CSxGCR1

registers, the RADVA and RADVN fields of the EIM_CSxRCR1

registers, and the WADVA and WADVN fields of the

EIM_CSxWCR1 registers. In asynchronous mode, LBA length is

affected by the RADVA, WADVA, RADVN, and WADVN fields.

Minimum length of LBA signal in all modes is one EIM clock cycle".


Have a great day,
Yuri

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

600 次查看
joannacastellan
Contributor I

Thank you Yuri.

0 项奖励