i.MX6SDL MISO signal level when i.MX is slave and SS is negated.

[satoshishimoda]

Hi community,

We have a question about i.MX6SDL eCSPI.

Would you let me know the pad state of MISO when SS signal is negated and i.MX6SDL is slave mode?

High impedance? or keep last output level?

Best Regards,

Satoshi Shimoda

[gusarambula · Accepted solution]

Hello Satoshi Shimoda,

The i.MX6 ECSPI module has tri-state capabilities so the MISO gets to high impedance when the SS signal is negated while on Slave mode.

[chris_f]

Hi Gusarambula,

On my iMX6ULL evk, running ESCPI1 in slave mode, I see data on MISO when SS is asserted but it's not going high impedance when negated (it's conflicting with another slave's output). Is there a pin setting that I'm missing?