i.MX6Q SABRE SDP/B DDR3 Register Programming Aid

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 

i.MX6Q SABRE SDP/B DDR3 Register Programming Aid

656 次查看
hirosuzu
Contributor I

Please tell me  about the question.

He recommended setting value is 1.
Why is this?

DRAM_Data is single-end signals.
So I think it is "CMOS input type" setting.

 

 IOMUXC_SW_PAD_CTL_GRP_DDRMODE

 

  bit17 DDR_INPUT
   DDR / CMOS Input Mode Field
   Select one out of next values for group: DDRMODE (Pads: DRAM_D[63:0]).
    0: CMOS input type
    1: Differential input mode (recommended)"

Best regards,

标签 (1)
0 项奖励
回复
1 回复

510 次查看
Yuri
NXP Employee
NXP Employee

Hello,

  Hope the following clarifies the issue.

https://community.nxp.com/message/447244 

Regards,

Yuri.

0 项奖励
回复