Minimum time of i.MX6DQ load fluctuation.

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 
已解决

Minimum time of i.MX6DQ load fluctuation.

跳至解决方案
898 次查看
satoshishimoda
Senior Contributor I

Hi community,

Our customer have a question about i.MX6DQ load fluctuation.

They want to know the minimum time of load fluctuation.

For example, when load will be max suddenly, a very few delay is occurred to i.MX6DQ require max current.

They want to know the minimum time the delay to consider power supply circuit.

Would you let me know it?

Best Regards,

Satoshi Shimoda

标签 (2)
0 项奖励
回复
1 解答
746 次查看
art
NXP Employee
NXP Employee

1. I'm not Yuri, I'm Artur, Yuri is sitting at the table next to mine :-)

2. You are right. As I said before, the decoupling capacitors are used to eliminate the momentary current peaks on the power rails.

Best Regards,

Artur

在原帖中查看解决方案

0 项奖励
回复
4 回复数
746 次查看
art
NXP Employee
NXP Employee

The momentary load on a particular pocessor's power rail can vary in a single clock cycle of a module or part of SoC this power rail feeds. To eliminate the effect of momentary load variation, the external decoupling capacitors are used. To guarantee the normal operation of the processor, just follow the decoupling capacitors placement rules, given in the i.MX6 series Hardware Developmen Guide document, available on the NXP web site (check the "Users Guides" section):

http://www.nxp.com/products/microcontrollers-and-processors/arm-processors/i.mx-applications-process...

Also, check the schematics and PCB design files of the i.MX6 SABRE SD reference board, that are also available for download on the NXP web site (check the "Schematics" section):

http://www.nxp.com/products/software-and-tools/hardware-development-tools/sabre-development-system/s...


Have a great day,
Artur

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

0 项奖励
回复
746 次查看
satoshishimoda
Senior Contributor I

Dear  Yuri,

Thank you for your reply.

> The momentary load on a particular pocessor's power rail can vary in a single clock cycle of a module or part of SoC this power rail feeds.

So if GPU 2D load is up momentary, a single clock cycle of GPU2D_CORE_CLK_ROOT in the delay for example?

Best Regards,

Satoshi Shimoda

0 项奖励
回复
747 次查看
art
NXP Employee
NXP Employee

1. I'm not Yuri, I'm Artur, Yuri is sitting at the table next to mine :-)

2. You are right. As I said before, the decoupling capacitors are used to eliminate the momentary current peaks on the power rails.

Best Regards,

Artur

0 项奖励
回复
746 次查看
satoshishimoda
Senior Contributor I

Dear Artur,

> I'm not Yuri, I'm Artur, Yuri is sitting at the table next to mine :-)

I'm very sorry, I mistook.

> 2. You are right. As I said before, the decoupling capacitors are used to eliminate the momentary current peaks on the power rails.

OK, I understood.

I will tell also about decoupling capacitors to our customers.

Best Regards,

Satoshi Shimoda

0 项奖励
回复