Cortex A9 Preload Engine is not implemented in iMX6?

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

Cortex A9 Preload Engine is not implemented in iMX6?

1,475件の閲覧回数
sergeydanilov
Contributor III

Hello,

In i.MX 6Dual/6Quad Applications Processor Reference Manual (imx6dqrm.pdf )

I see the following -

12.3.2 Core configuration

Table 12-4. Cortex-A9 Core configuration

PRELOAD_ENGINE_PRESENT - No


Does that mean that no automatic cache preload functionality is available on imx6?

Does that mean that PLD assembly instruction could not be used to optimize memory reads?

Thanks.

ラベル(6)
0 件の賞賛
返信
6 返答(返信)

1,127件の閲覧回数
sergeydanilov
Contributor III

Please?

0 件の賞賛
返信

1,127件の閲覧回数
alejandrolozan1
NXP Employee
NXP Employee

Hi,

According to the RM, the Cortex lacks of the Preload Engine.

Regards,

Alejandro

0 件の賞賛
返信

1,127件の閲覧回数
sergeydanilov
Contributor III

bump

0 件の賞賛
返信

1,127件の閲覧回数
alejandrolozan1
NXP Employee
NXP Employee

Hi,

Sorry for the delay,

It seems that you may use them but I suggest you to take a look at the errata first:

www.freescale.com/files/32bit/doc/errata/IMX6DQCE.pdf

Regards,

Alejandro

0 件の賞賛
返信

1,127件の閲覧回数
sergeydanilov
Contributor III

Please?

0 件の賞賛
返信

1,127件の閲覧回数
sergeydanilov
Contributor III

Thanks!

Does that mean that I can't use PLD assembler command to pull the data I need for calculations into L2 ?

0 件の賞賛
返信