Conflicting documentation on boot config pins for IMX6UL

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

Conflicting documentation on boot config pins for IMX6UL

697件の閲覧回数
gerardobarroeta
Contributor I

On Document SPF-28617_C5 (Schematics of DevBoard), Sheet 9, first table at top left, under column: BOOT_CFG1[3], row MMC/eMMC, the cell states that a 0 configures eMMC for High speed, and a 1 sets it to low speed.

However, in the reference manual (http://www.nxp.com/docs/en/reference-manual/IMX6ULRM.pdf), page 274, Table8-15, top row (0x450[3:2]) it states the opposite: MMC 0x - Normal Speed Mode, 1x - High Speed mode.

Which one is it??

0 件の賞賛
1 返信

634件の閲覧回数
Yuri
NXP Employee
NXP Employee

Hello,

  The RM is correct : MMC 0x - Normal Speed Mode, 1x - High Speed mode.

Thanks for Your pointing this inaccuracy in the schematic table.  

Regards,

Yuri.

0 件の賞賛