About the state of pins for LCDIF of i.MX283 during reset

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 
已解决

About the state of pins for LCDIF of i.MX283 during reset

跳至解决方案
592 次查看
yuuki
Senior Contributor II

Dear Freescale TIC,

I would like to maintain pins of LCDIF in the Low state until the power supply of a LCD module is stabilized.


Are the following pins in a Low state after Reset and during Reset?

・LCD_DATA[17..0」
・LCD_VSYNC
・LCD_HSYNC
・LCD_CLK
・LCD_ENABLE

Best Regards,

标签 (1)
0 项奖励
1 解答
507 次查看
Yuri
NXP Employee
NXP Employee

From section 8.1 (Pin Descriptions Overview) of the i.MX28 Reference Manual :

"Almost all digital pins are powered down (that is, high impedance)

or configured as GPIO input at reset, until reprogrammed. The only

exceptions are TEST PINS(TESTMODE, DEBUG, JTAG pins). These pins

are always active."

在原帖中查看解决方案

0 项奖励
1 回复
508 次查看
Yuri
NXP Employee
NXP Employee

From section 8.1 (Pin Descriptions Overview) of the i.MX28 Reference Manual :

"Almost all digital pins are powered down (that is, high impedance)

or configured as GPIO input at reset, until reprogrammed. The only

exceptions are TEST PINS(TESTMODE, DEBUG, JTAG pins). These pins

are always active."

0 项奖励