About the state of pins for LCDIF of i.MX283 during reset

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

About the state of pins for LCDIF of i.MX283 during reset

ソリューションへジャンプ
593件の閲覧回数
yuuki
Senior Contributor II

Dear Freescale TIC,

I would like to maintain pins of LCDIF in the Low state until the power supply of a LCD module is stabilized.


Are the following pins in a Low state after Reset and during Reset?

・LCD_DATA[17..0」
・LCD_VSYNC
・LCD_HSYNC
・LCD_CLK
・LCD_ENABLE

Best Regards,

ラベル(1)
0 件の賞賛
1 解決策
508件の閲覧回数
Yuri
NXP Employee
NXP Employee

From section 8.1 (Pin Descriptions Overview) of the i.MX28 Reference Manual :

"Almost all digital pins are powered down (that is, high impedance)

or configured as GPIO input at reset, until reprogrammed. The only

exceptions are TEST PINS(TESTMODE, DEBUG, JTAG pins). These pins

are always active."

元の投稿で解決策を見る

0 件の賞賛
1 返信
509件の閲覧回数
Yuri
NXP Employee
NXP Employee

From section 8.1 (Pin Descriptions Overview) of the i.MX28 Reference Manual :

"Almost all digital pins are powered down (that is, high impedance)

or configured as GPIO input at reset, until reprogrammed. The only

exceptions are TEST PINS(TESTMODE, DEBUG, JTAG pins). These pins

are always active."

0 件の賞賛