MMA8452 : TRANSIENT_THS register DBCNTM bit behavior

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 
已解决

MMA8452 : TRANSIENT_THS register DBCNTM bit behavior

跳至解决方案
689 次查看
koichisakagami
Contributor II

Dear community,

I consider the TRANSIENT_THS register DBCNTM bit.

I can find the FF_MT_THS register DBCNTM behavior with Figure 13. DBCNTM bit function Diagram
in the Data Sheet.

[Question]
Does the TRANSIENT_THS register DBCNTM bit  behave in the same way as the FF_MT_THS DBCNTM bit ?

       Best Regards,
       Koichi Sakagami

标签 (1)
0 项奖励
回复
1 解答
515 次查看
TomasVaverka
NXP TechSupport
NXP TechSupport

Dear Koichi-san,

Yes, it behaves the same way for all portrait/landscape, freefall/motion and transient functions.

DBCNTM = 0 - Decrement counter on every ODR cycle whenever condition of interest is no longer valid.

DBCNTM = 1 - Clear counter whenever condition of interest is no longer valid.

Best regards,

Tomas

PS: If my answer helps to solve your question, please mark it as "Correct". Thank you.

在原帖中查看解决方案

0 项奖励
回复
1 回复
516 次查看
TomasVaverka
NXP TechSupport
NXP TechSupport

Dear Koichi-san,

Yes, it behaves the same way for all portrait/landscape, freefall/motion and transient functions.

DBCNTM = 0 - Decrement counter on every ODR cycle whenever condition of interest is no longer valid.

DBCNTM = 1 - Clear counter whenever condition of interest is no longer valid.

Best regards,

Tomas

PS: If my answer helps to solve your question, please mark it as "Correct". Thank you.

0 项奖励
回复