MMA8452 : TRANSIENT_THS register DBCNTM bit behavior

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

MMA8452 : TRANSIENT_THS register DBCNTM bit behavior

ソリューションへジャンプ
691件の閲覧回数
koichisakagami
Contributor II

Dear community,

I consider the TRANSIENT_THS register DBCNTM bit.

I can find the FF_MT_THS register DBCNTM behavior with Figure 13. DBCNTM bit function Diagram
in the Data Sheet.

[Question]
Does the TRANSIENT_THS register DBCNTM bit  behave in the same way as the FF_MT_THS DBCNTM bit ?

       Best Regards,
       Koichi Sakagami

ラベル(1)
0 件の賞賛
返信
1 解決策
517件の閲覧回数
TomasVaverka
NXP TechSupport
NXP TechSupport

Dear Koichi-san,

Yes, it behaves the same way for all portrait/landscape, freefall/motion and transient functions.

DBCNTM = 0 - Decrement counter on every ODR cycle whenever condition of interest is no longer valid.

DBCNTM = 1 - Clear counter whenever condition of interest is no longer valid.

Best regards,

Tomas

PS: If my answer helps to solve your question, please mark it as "Correct". Thank you.

元の投稿で解決策を見る

0 件の賞賛
返信
1 返信
518件の閲覧回数
TomasVaverka
NXP TechSupport
NXP TechSupport

Dear Koichi-san,

Yes, it behaves the same way for all portrait/landscape, freefall/motion and transient functions.

DBCNTM = 0 - Decrement counter on every ODR cycle whenever condition of interest is no longer valid.

DBCNTM = 1 - Clear counter whenever condition of interest is no longer valid.

Best regards,

Tomas

PS: If my answer helps to solve your question, please mark it as "Correct". Thank you.

0 件の賞賛
返信