effect of the ADC Fclk tolerance on result accuracy?

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 
已解决

effect of the ADC Fclk tolerance on result accuracy?

跳至解决方案
849 次查看
JeorgeB
Contributor III

Hi,

 

In external ADC devices datasheet, there is a section which give some information such as conversion result accuracy with Fadc_clk relation or AVDD tolerance vs result error. but in S321xx datasheet, these information are not provided.

for example, if I use FIRC (1%) or SIRC(3%), what will be happened to ADC result accuracy?

 

Thanks.

0 项奖励
1 解答
828 次查看
Omar_Anguiano
NXP TechSupport
NXP TechSupport

Hello

 

Unfortunately we don't have that specific parameter. In this application note you can find the ADC specs and the best practices to increase accuracy https://www.nxp.com/docs/en/application-note/AN12217.pdf

 

Let me know if this is helpful, if you have more questions do not hesitate to ask me.

Best regards,

Omar

在原帖中查看解决方案

2 回复数
829 次查看
Omar_Anguiano
NXP TechSupport
NXP TechSupport

Hello

 

Unfortunately we don't have that specific parameter. In this application note you can find the ADC specs and the best practices to increase accuracy https://www.nxp.com/docs/en/application-note/AN12217.pdf

 

Let me know if this is helpful, if you have more questions do not hesitate to ask me.

Best regards,

Omar

835 次查看
JeorgeB
Contributor III

what is effect of the sampling time in the input impedance?

0 项奖励