Hi,
this is normal setting. When RXFIFO is used MB5, MB6 and MB7 flags are set to indicate message is available, RXFIFO is almost full and RXFIFO overflow. So mask bits are set to enable interrupts to be generated when those flags are set.
See more in chapter 43.5.8 Rx FIFO of the device RM.
BR, Petr