when power up or reset  ,why is the eclk of  s12zvm 41mhz

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 

when power up or reset  ,why is the eclk of  s12zvm 41mhz

443 次查看
hongliangren
Contributor I

设计中采用S12ZVM,上电复位后ECLK为41MHz,峰峰值为9V,但是根据手册,ECLK不使能,不应该有信号。而且S12ZVM没有下载固件,上电后eclk就算使能也应该为6.25MHz.

标签 (1)
0 项奖励
1 回复

316 次查看
iggi
NXP Employee
NXP Employee

Hello,

The ECLK has a fixed rate equivalent to the internal bus clock. By default, after POR, the MCU runs on internal RC oscillator and the bus clock is 6.25MHz. This is the frequency you should see on ECLK pin if enabled.
I'm not sure how there can be 41MHz, but i supose that data is invalid.

And btw, hopefully the part you use is not counterfiet.

Regards,

iggi

0 项奖励