9S12XEG128 controller: MPU, XGATE work together problem

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

9S12XEG128 controller: MPU, XGATE work together problem

549件の閲覧回数
prasadgarge
Contributor I

I am using 9S12XEG128 controller. I successfully established communication with sensor through XGATE, SPI.

However, now when I try to configure MPU (first application triggered MPU self test and then proper operation), then XGATE software error interrupt gets generated.

So, I refer "Software error interrupt" related pdf, I can find I have to configure RAMWPC, RAMXGU, RAMSHU, RAMSHL registers for defining XGATE, CPU, shared RAM areas.

However, when I try to find above mentioned registers I could not find them in controller's register definition file. Also, in other pdfs found over net, these mentioned registers addresses coincide with MPUDESC2, MPUDESC3, MPUDESC4, MPUDESC5 registers. Please suggest how to access RAMWPC, RAMXGU, RAMSHU, RAMSHL registers or what could be other problem.

ラベル(1)
0 件の賞賛
1 返信

361件の閲覧回数
lama
NXP TechSupport
NXP TechSupport

Please look at the chapter 4.3 in the

http://cache.freescale.com/files/microcontrollers/doc/app_note/AN3242.pdf

"4.3 RAM Protection

The RAM protection configuration registers in the S12XD MMC (RAMWPC, RAMXGU, RAMSHL and

RAMSHU) do not exist on the S12XE. The functionality of these S12XD registers is now part of the MPU

  1. See Section 11.2, “MPU Access Violation Vector”."

Best Regards, Ladislav

0 件の賞賛