Regarding PORT_POL and PORT_ENA registers

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 

Regarding PORT_POL and PORT_ENA registers

643 次查看
Amar1
Contributor I

What is the use of port-wise PORT_POLx and PORT_ENAx register, already we have different base address for the two GINT ports. What does it mean when we use GINT1_BASE->PORT_ENA[0]?

0 项奖励
回复
2 回复数

603 次查看
Amar1
Contributor I

Thanks Edwin,

Got it and GINT is working fine.

0 项奖励
回复

621 次查看
EdwinHz
NXP TechSupport
NXP TechSupport

Hello @Amar1 

PORT_POLx register states the polarity of the pins in port “x” that will activate an interrupt. The PORT_ENAx register dictates which pins of the port will be enabled for an interruption and which won’t.

So, with GINT1_BASE->PORT_ENA[0], you are referring to the enable register of Port 0 with the Peripheral GINT1 base address. Here, you would assign a number based on the pins that you would like enabled for the interrupt.

If you would like more information about the polarity and enable registers, please refer to Chapter 21 of the User Manual (p. 398). Here’s the download link:

https://www.nxp.com/webapp/Download?colCode=UM11126

Also, you can find a GINT example on the SDK of your board of choice, under “driver_examples”.

 

Regards,

Edwin.

0 项奖励
回复