BAT_FAIL bit is always 0(Wakeup from LPOFF)

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

BAT_FAIL bit is always 0(Wakeup from LPOFF)

1,744 Views
vaibhav_sharma
Contributor III

BAT_FAIL bit in INIT_VREG register is always 0(Even on reset), which shows that the POR never occurred. I am using debug mode. The RSTB_EXT bit in DIAG_SF_IOs register is 1 every time, I run the code.

Q1. Why is the BAT_FAIL bit always 0(No POR)? Even after restarting the power supply.

Q2. Why is this bit (RSTB_EXT) always 1? Does this represent the POR as well or just the external reset cases? Everytime the board starts, this bit is set. Does restart of power supply to SBC comes under reset category?

What can be the possibility of that behaviour of both the bits. Please let me know.

Thanks in advance.

0 Kudos
3 Replies

1,527 Views
reyes
NXP TechSupport
NXP TechSupport

Hi,

Please make sure VSUP on FS65 is 0V before re-enable power supply for FS65. 

Sometimes FS65 register is not reset due to residual voltage on capacitor of Vsup, so the BAT_FAIL is 0. 

 

Can you use an oscilloscope to monitor RSTB of FS65 pin during normal powering up to make sure there are no Reset happen?


Have a great day,
Jose

-------------------------------------------------------------------------------
Note:
- If this post answers your question, please click the "Mark Correct" button. Thank you!

- We are following threads for 7 weeks after the last post, later replies are ignored
Please open a new thread and refer to the closed one, if you have a related question at a later point in time.
-------------------------------------------------------------------------------

0 Kudos

1,527 Views
vaibhav_sharma
Contributor III

Hi Reyes,

Thanks for the response.

In non-debug mode, the BAT_FAIL bit becomes 1 whenever the power supply is getting restarted. But if I want to check it on debugger by entering into debug mode & restarting it again, it shows the same behavior(NO POR). Is it because of any reset occurring while using SBC in debug mode? If so, which bit can be significant other than RSTB_EXT to know the exact cause of reset?

0 Kudos

1,527 Views
reyes
NXP TechSupport
NXP TechSupport

Hi Vaibhav,

 

BAT_FAIL bit will be cleared once it is read by SPI command.  That means if MCU read it twice, MCU can only get '0' in second reading.  RSTB_EXT have same behavior that Read can reset it.  

There are no dedicated bit to indicate reset reason, but you can check some diagnostic register to know the reset reason: 

DIAG_VPRE

DIAG_VCORE

DIAG_VCCA

DIAG_VAUX

DIAG_VSUP_VCAN

DIAG_CAN_FD

DIAG_CAN_LIN

DIAG_SPI

DIAG_SF_IOS

DIAG_SF_ERR

 

Regards,

Jose

NXP Semiconductors

0 Kudos