MPC5676R I/O Bank Voltage Levels

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

MPC5676R I/O Bank Voltage Levels

669件の閲覧回数
nicklabianco
Contributor I

Hi,

 

I come from an FPGA background and am familiar with how FPGA IO bank voltage levels are organized. IO from Bank X has the voltage level that is connected in VCCX. Is there a similar thing for the MPC5676R?

 

How, by looking at the datasheet, can I figure out the voltage/DC electrical specs for each pin?

 

In the attached datasheet I see the table in section 4.7 but this doesn't help me as I don't understand which pins are linked to which voltage sources.

 

And a specific question I have is how do I find the electrical DC specifications for configuration and common uC signals such as the uC RESET?

 

Thanks,

 

Nick

ラベル(1)
タグ(2)
0 件の賞賛
返信
1 返信

471件の閲覧回数
davidtosenovjan
NXP TechSupport
NXP TechSupport

If you see MPC5676R Microcontroller Reference Manual,

Table 2-4. Signal Properties and Muxing Summary

All signals have defined it voltage domain (Table 2-4, column Voltage) including system pins as RESET.

Link:

http://cache.nxp.com/files/32bit/doc/ref_manual/MPC5676RRM.pdf

Second question

According to particular voltage in datasheet in section:

  1. 4.7 DC Electrical Specifications

Specific RESET specs you may see here:

  1. 4.12.2 Reset and Configuration Pin Timing
0 件の賞賛
返信