How to inject error to test BAM DISABLE

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

How to inject error to test BAM DISABLE

973件の閲覧回数
AdhamGad1
Contributor I

Can you please guide me to inject error in the BAM.

i already set the RAE BIT in SSCM ERROR REG.

Thanks in advanced

0 件の賞賛
6 返答(返信)

893件の閲覧回数
davidtosenovjan
NXP TechSupport
NXP TechSupport

davidtosenovjan_0-1648110741493.png

RM, section 2.4.5, described PACR/OPACR registers, what tells you which register is related to BAM.

Clearing of PBRIDGE_x_MPCR[MPLn] sets force “user mode” for particular master (this can be used for injecting of deny accesss by frocing of user mode).
Setting of PBRIDGE_x_MPCR[MPLn] means supervisor/user mode according to particular master’s setting.

If AIPS_x_PACRn[SPn] or AIPS_x_OPACRn[SPn] is set it means slave requires supervisor mode for accessing master and this can be achieved by AIPS_x_MPCR[MPLn] = 1 (+MSR[PR] = 0 in case this master is core).

If AIPS_x_PACRn[SPn] or AIPS_x_OPACRn[SPn] is cleared it means slave does not require supervisor mode for accessing master and thus AIPS_MPRA[MPLn] may be 0 (or MSR[PR] may be 1 in case this master is core).


After proper settings of that, setting of RAE bit enable exception response. Subsequently, access to affected area invoke access error.

 

0 件の賞賛

910件の閲覧回数
davidtosenovjan
NXP TechSupport
NXP TechSupport

Let me check - do you want to generate access error according access rights defined in PBRIDGE registers? Just guessing what you want to do..

0 件の賞賛

907件の閲覧回数
AdhamGad1
Contributor I

Yes i just want to inject error to ensure the behavior is correct 

0 件の賞賛

906件の閲覧回数
AdhamGad1
Contributor I

Capture.PNG

0 件の賞賛

931件の閲覧回数
davidtosenovjan
NXP TechSupport
NXP TechSupport

Also, please clarify used device.

タグ(1)
0 件の賞賛

921件の閲覧回数
AdhamGad1
Contributor I

MPC5744P

0 件の賞賛