ENGCLK

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

ENGCLK

1,047件の閲覧回数
mathias_edman
Contributor III

Hi,

I am working with MPC5777C. I tried to find the drift, accuracy/stability for the engineering clock (engclk) but cannot find it anywhere in the manual. Do you have any information about this?

Regards,

Mathias

タグ(2)
0 件の賞賛
返信
3 返答(返信)

925件の閲覧回数
davidtosenovjan
NXP TechSupport
NXP TechSupport

Hi, unfortunately we don't this explicitly specified. An accuracy of this signal is mainly given by source and and jitter of PLL circuits.

What is the way how you want to use this signal? For the purpose of driving clocks to other peripheral there is CLKOUT signal on the device.

0 件の賞賛
返信

925件の閲覧回数
mathias_edman
Contributor III

Hi David,

I was planning on driving a LIN device (SJA1124) with the engclk. It will be driven quite slow, so I think it is ok, but just wanted to know if there was any data on the clk itself.

0 件の賞賛
返信

925件の閲覧回数
davidtosenovjan
NXP TechSupport
NXP TechSupport

You can setup ENGCLK source (before ENGCLK divider) to XOSC. In this case an accuracy is actually given by crystal itself, thus I would recommend to use it so.

0 件の賞賛
返信