exclusive access operations on S32V234

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

exclusive access operations on S32V234

ソリューションへジャンプ
2,516件の閲覧回数
manu_argue
Contributor I

Hello,

I need to know if the S32V234 SoC implements a Global Monitor [0] between the M4 core and the A53’s cores in order to make use of the exclusive access primitives LDREX/STREX [1] when updating the value of a resource (peripheral register) shared between the cores.

Regards

[0] http://infocenter.arm.com/help/topic/com.arm.doc.dht0008a/CJAGCFAF.html#id3033641

[1] http://infocenter.arm.com/help/topic/com.arm.doc.dht0008a/ch01s02s01.html

ラベル(1)
タグ(1)
0 件の賞賛
1 解決策
1,648件の閲覧回数
jehoda_refaeli
NXP Employee
NXP Employee

Hello,

Wrong forum, but the answer is no. S32V234 terminates the exclusive monitoring at cluster level. There is no sharing of exclusive access with M4.

SEMA42 allows you to create an application semaphore to share information between the A53 cores and M4 core.

元の投稿で解決策を見る

0 件の賞賛
2 返答(返信)
1,649件の閲覧回数
jehoda_refaeli
NXP Employee
NXP Employee

Hello,

Wrong forum, but the answer is no. S32V234 terminates the exclusive monitoring at cluster level. There is no sharing of exclusive access with M4.

SEMA42 allows you to create an application semaphore to share information between the A53 cores and M4 core.

0 件の賞賛
1,648件の閲覧回数
manu_argue
Contributor I

Thanks jehoda.refaeli@nxp.com for the clarification, it wasn't clear to me from the information available in the platform reference manual.

Regards

0 件の賞賛