SDRAM reference design and code

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

SDRAM reference design and code

264件の閲覧回数
lpcware
NXP Employee
NXP Employee
Content originally posted in LPCWare by wlamers on Thu May 16 01:47:57 MST 2013

I have a design that requires both a SDRAM and an SD card. I know from this forum that there are some conflicting pin requirements for their clocks. I use a BGA256 IC, which should solve this issue.


I simply could copy the schematic designs for the SDRAM of the Keil, Hitex or Embest development boards, but this does of course not guarantee a flawlessy working SDRAM. Can someone help me with a working reference design (preferably schematic+layout+code)? I do not have special requirements for RAM size, port width and clock frequency/timings.


Thanks!

ラベル(1)
0 件の賞賛
返信
0 返答(返信)