LPC54101 RAM and Flash Speed

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

LPC54101 RAM and Flash Speed

584件の閲覧回数
rogerlittlewood
Contributor I

A few questions:

  1. The data sheet mentions "flash accelerator" but gives no further information. How does this work?
  2. Is the RAM zero wait state?
  3. Somewhere I think I read that program executing out of RAM has 1 wait state, is this correct?
  4. I assume the part has no cache?

Regards   ---   Roger

タグ(1)
0 件の賞賛
1 返信

391件の閲覧回数
ckphua
NXP Employee
NXP Employee

On Flash accelerator, there is a bit of information about this in User Manual -4.5.33 Flash Configuration register. The basic concept come from Flash being speed limited at around 3xMHz (depending on wafer process & design), semiconductor suppliers use different techniques to speed things up... namely : Buffers for fetching (Instruction vs Data ), Pre-fetching (for more than 1 buffer), Wait State insertion. There is a trade-off between power & speed. Note :this is NOT Cache or Tightly Coupled Memory (TCM)... this part (most LPC) has no Cache. 

As for SRAM in LPC5410x, it is always zero wait state (up to 100MHz). 

Hope this is clear.

0 件の賞賛