Internal EEPROM wait state register

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

Internal EEPROM wait state register

1,044件の閲覧回数
lpcware
NXP Employee
NXP Employee
Content originally posted in LPCWare by qwaszx on Mon Jun 30 05:27:45 MST 2014
Can`t understand the calculations.

There is following In documentation (UM10562 chapter 37.5.1.5):

... Programming a zero will result in a one cycle wait state.

PHASE3 = ( 15ns * cclk) - 1 = (15ns * 120MHz) - 1 = 1.8
Therefore, PHASE3 = 2

...
Table 725. EEPROM wait state register (WSTATE - address 0x0020 0090) bit description

7:0 PHASE3 Wait states 3 (minus 1 encoded).
The number of system clock periods required to give a minimum time of 15 ns.


But when i calculate:
(15 * 0.120) - 1 = 1.8 - 1 = 0.8
then round to nearest bigger integer = 1

What have i missed? Should i decrement or not?
ラベル(1)
0 件の賞賛
返信
1 返信

944件の閲覧回数
lpcware
NXP Employee
NXP Employee
Content originally posted in LPCWare by embd02161991 on Fri Jul 11 15:49:10 MST 2014
Hi,

Thanks for pointing this out. We will update the user manual.

Thanks,
NXP Technical Support
0 件の賞賛
返信