PCA9698DGG is not working

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

PCA9698DGG is not working

854件の閲覧回数
JHKIM7
Contributor I

Hi ALL

I am evaluating PCA9698DGG, but PCA9698DGG is not working.

You can see the waveform and schematic as like below.

JHKIM7_0-1622263581026.png

 

The waveform capture conditions are below.

  1. SCL frequency : 400KHz
  2. Slave address 0x4E
  3. Command register : 0x08
  4. Data : 0xFF
  5. OE pin : GND
  6. MCU : ATMEGA128

JHKIM7_2-1622263642040.png

 

 

Some strange thing is that SDA signal is very fast drop down after received ACK.

Also, I had changed SCL frequency and Slave address, but result is same.

Could you please help this issue?

Best regards.

JH Kim

タグ(1)
0 件の賞賛
4 返答(返信)

804件の閲覧回数
JHKIM7
Contributor I

Hi

Regarding to datasheet, output enable when OEPOL = 1.

But in my case, output enable when OEPOL = 0

Is PCA9698DGG datasheet correct on OEPOL and OE Pin?

 

Thanks

JH Kim

0 件の賞賛

789件の閲覧回数
guoweisun
NXP TechSupport
NXP TechSupport

OEPOL bit controls the polarity of OE pin.
– OEPOL = 0: OE pin is active LOW.
– OEPOL = 1: OE pin is active HIGH (equivalent to OE pin).

when OEPOL set to 0,low OE active.

0 件の賞賛

817件の閲覧回数
JHKIM7
Contributor I

Hi 

The pull up resistors are located at MCU side. The value is 1.5Kohm.

I think normal working I2C, but PCA9689 output is "0" level under below condition.

  1. SCL frequency : 400KHz
  2. Slave address 0x4E
  3. Command register : 0x08
  4. Data : 0xFF
  5. OE pin : GND
  6. MCU : ATMEGA128

I think PCA9689 output is high level under upper condition.

I don't know what's wrong with no output.

Could you please adivce?

Thanks,

JH Kim

0 件の賞賛

839件の閲覧回数
guoweisun
NXP TechSupport
NXP TechSupport

1: What's the result when your drop down the frequency?

2:what's the pull up resistors of SDA/SCL of PCA8698?

0 件の賞賛