NXP Forums
5
Product Forums
21
General Purpose MicrocontrollersGeneral Purpose Microcontrollers
i.MX Forumsi.MX Forums
QorIQ Processing PlatformsQorIQ Processing Platforms
Identification and SecurityIdentification and Security
Power ManagementPower Management
MCX Microcontrollers
S32G
S32K
S32V
MPC5xxx
Other NXP Products
Wireless Connectivity
S12 / MagniV Microcontrollers
Powertrain and Electrification Analog Drivers
Sensors
Vybrid Processors
Digital Signal Controllers
8-bit Microcontrollers
ColdFire/68K Microcontrollers and Processors
PowerQUICC Processors
OSBDM and TBDML
Solution Forums
3
Smart Home
Power & Energy
Mobile Robotics
Software Forums
16
MCUXpresso Software and ToolsMCUXpresso Software and Tools
CodeWarriorCodeWarrior
MQX Software SolutionsMQX Software Solutions
Model-Based Design Toolbox (MBDT)Model-Based Design Toolbox (MBDT)
FreeMASTER
eIQ Machine Learning Software
Embedded Software and Tools Clinic
S32 SDK
S32 Design Studio
Vigiles
GUI Guider
Zephyr Project
Voice Technology
Application Software Packs
Secure Provisioning SDK (SPSDK)
Processor Expert Software
Topics
8
Mobile Robotics - Drones and RoversMobile Robotics - Drones and Rovers
NXP Training ContentNXP Training Content
University ProgramsUniversity Programs
Rapid IoT
NXP Designs
SafeAssure-Community
OSS Security & Maintenance
Using Our Community
Cloud Lab Forums
2
Hardware
Cloud Lab Knowledge Base
Ideas
Blogs
NXP Forums
Ideas
Blog
NXP.COM
Sign In
FAQs
Language
English (US)
日本語 | Japanese
中文 | Chinese (Simplified)
Home
:
About shefft
About shefft
shefft
Contributor IV
View all badges
cancel
Turn on suggestions
Auto-suggest helps you quickly narrow down your search results by suggesting possible matches as you type.
Showing results for
Show
only
|
Search instead for
Did you mean:
Activity Feed
Posted
Re: Micron 1GB RAM with iMX6
on
i.MX Processors
.
05-05-2016
01:47 PM
Posted
Where is ADDR_TRANSLATION_SUPPORT_EN set, for the PCIe ATU?
on
i.MX Processors
.
05-02-2016
05:11 PM
Posted
Where is the rest of the documentation on the PCIe Init Steps? How does the RC application read the config space of downstream devices?
on
i.MX Processors
.
05-02-2016
04:42 PM
Posted
Re: What should the DEVICE_TYPE mode setting be for PCIe root complex?
on
i.MX Processors
.
04-22-2016
10:35 AM
Posted
Meaning of PCIe RC reg RESR error Multiple ERR_COR Received
on
i.MX Processors
.
04-21-2016
10:19 AM
Kudoed
What should the DEVICE_TYPE mode setting be for PCIe root complex?
for shefft.
04-21-2016
10:05 AM
Kudoed
Re: What should the DEVICE_TYPE mode setting be for PCIe root complex?
for NNavarro.
04-21-2016
10:05 AM
Got a Kudo for
What should the DEVICE_TYPE mode setting be for PCIe root complex?
.
04-21-2016
10:05 AM
Posted
What should the DEVICE_TYPE mode setting be for PCIe root complex?
on
i.MX Processors
.
04-19-2016
09:20 AM
Posted
Re: What is causing my custom 18-bit display to have sections of wrong colors?
on
i.MX Processors
.
10-23-2014
01:45 PM
Posted
Re: Parallel RGB Displays
on
i.MX Processors
.
10-21-2014
03:12 PM
Posted
Re: What is causing my custom 18-bit display to have sections of wrong colors?
on
i.MX Processors
.
10-20-2014
02:44 PM
Posted
Re: lcdif_pix_clk_enable
on
i.MX Processors
.
10-03-2014
12:21 PM
Posted
Re: lcdif_pix_clk_enable
on
i.MX Processors
.
10-02-2014
06:20 PM
Posted
Re: lcdif_pix_clk_enable
on
i.MX Processors
.
10-02-2014
05:04 PM
Posted
Re: RMII interface on i.MX6 Solo
on
i.MX Processors
.
10-02-2014
10:53 AM
Posted
Re: RMII interface on i.MX6 Solo
on
i.MX Processors
.
10-01-2014
06:37 PM
Posted
Re: Micron 1GB RAM with iMX6
on
i.MX Processors
.
09-29-2014
08:11 AM
Posted
Re: Trying to solve the mystery of NO uSDHC command response or interrupts
on
i.MX Processors
.
09-24-2014
09:28 AM
Posted
Re: Trying to solve the mystery of NO uSDHC command response or interrupts
on
i.MX Processors
.
09-23-2014
09:53 AM
Latest posts by shefft
Subject
Views
Posted
Re: Micron 1GB RAM with iMX6
i.MX Processors
2699
05-05-2016
01:47 PM
Where is ADDR_TRANSLATION_SUPPORT_EN set, for the PCIe ATU?
i.MX Processors
541
05-02-2016
05:11 PM
Where is the rest of the documentation on the PCIe Init Steps? How does the RC application read the config space of downstream devices?
i.MX Processors
547
05-02-2016
04:42 PM
Re: What should the DEVICE_TYPE mode setting be for PCIe root complex?
i.MX Processors
791
04-22-2016
10:35 AM
Meaning of PCIe RC reg RESR error Multiple ERR_COR Received
i.MX Processors
612
04-21-2016
10:19 AM
View All
Community Statistics
Posts
57
Solutions
4
Kudos given
5
Kudos received
1
Member Since
11-11-2013
Contact Me
Online Status
Offline
Date Last Visited
08-29-2020
02:08 AM
