My design includes IMX6DQ connected to Micron eMMC device on the SD4 pins (same one as the evaluation board of the IMX6) .
1. What are the layout recommendations regarding the clock and data lines of this bus?
2. Do I need to shorten or elongate the clock signal in reference to the data signals in order to meet the timing requirements?