AnsweredAssumed Answered

Booting rel_imx_4.1.15_1.1.0_ga on imx6sx

Question asked by Erik Tideman on May 4, 2016
Latest reply on May 12, 2016 by Erik Tideman

We are running a custom board with imx6sx and kernel version rel_imx_4.1.15_1.1.0_ga and gets the following errors in dmesg when booting:

 

[0.431765] anatop_regulator 20c8000.anatop:regulator-vddcore@140: Failed to read a valid default voltage selector.
[0.431791] anatop_regulator: probe of 20c8000.anatop:regulator-vddcore@140 failed with error -22
[0.432465] anatop_regulator 20c8000.anatop:regulator-vddsoc@140: Failed to read a valid default voltage selector.
[0.432490] anatop_regulator: probe of 20c8000.anatop:regulator-vddsoc@140 failed with error -22

 

The device tree for regulator vddsoc and vddcore are the same as in the board support package (SABRESD):

   reg_arm: regulator-vddcore@140 {
   compatible = "fsl,anatop-regulator";
   regulator-name = "cpu";
   regulator-min-microvolt = <725000>;
   regulator-max-microvolt = <1450000>;
   regulator-always-on;
   anatop-reg-offset = <0x140>;
   anatop-vol-bit-shift = <0>;
   anatop-vol-bit-width = <5>;
   anatop-delay-reg-offset = <0x170>;
   anatop-delay-bit-shift = <24>;
   anatop-delay-bit-width = <2>;
   anatop-min-bit-val = <1>;
   anatop-min-voltage = <725000>;
   anatop-max-voltage = <1450000>;
   };
   reg_soc: regulator-vddsoc@140 {
   compatible = "fsl,anatop-regulator";
   regulator-name = "vddsoc";
   regulator-min-microvolt = <725000>;
   regulator-max-microvolt = <1450000>;
   regulator-always-on;
   anatop-reg-offset = <0x140>;
   anatop-vol-bit-shift = <18>;
   anatop-vol-bit-width = <5>;
   anatop-delay-reg-offset = <0x170>;
   anatop-delay-bit-shift = <28>;
   anatop-delay-bit-width = <2>;
   anatop-min-bit-val = <1>;
   anatop-min-voltage = <725000>;
   anatop-max-voltage = <1450000>;
   };

 

Why does the regulator driver complain about the internal regulators vddasoc and vddcore? As our board is running the standard device tree mapping for these regulators the errors should not be related to our design.

Outcomes