Hello,
1.
What is content of the following registers?
1.1.
IOMUXC_SW_MUX_CTL_PAD_EIM_BCLK Pad Mux Register
at address: 0x020E_0158
1.2.
IOMUXC_SW_PAD_CTL_PAD_EIM_BCLK Pad Control Register
at address: 0x020E_046C
2.
According section 22.5.4 [Burst Clock Divisor (BCD)] of i.MX 6Dual/6Quad Applications Processor Reference Manual, Rev. 4, 09/2017:
“The BCM bit is used mainly for system debug mode. It has no functional use of the EIM in normal mode.” Note, the i.MX6 D/Q does not have special PLL for providing continuous BCLK, synchronized with internal (system bus) ACLK. This feature is supported in i.MX6 S/DL. So, for i.MX6 DQ we cannotguarantee, that BCLK in continuous mode is fully synchronized with ACLK.
Have a great day,
Yuri
------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct
Answer button. Thank you!