RT1021 'Receiver FIFO Underflow Flag' stuck on?

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 
已解决

RT1021 'Receiver FIFO Underflow Flag' stuck on?

跳至解决方案
987 次查看
rshipman
Contributor V

Hi.

I have noticed that, for the RT1021, the LPUART FIFO[RXUF] flag (Receiver FIFO Underflow Flag) seems to always be set to 1.
I have also noticed that the driver fsl_lpuart.c does not observe it (blocking or non-blocking), although it does allow you to enable the interrupt and read the flag if you wish.

Is this a silicon bug, am I using this flag incorrectly or is there another setting that is required to reset this flag? Note that this flag is set to 1 even after resetting the LPUART peripheral (as well as after writing a 1 to it because it is w1c). E.g after calling LPUART_SoftwareReset() and before reading DATA.

Thanks for your help.

Ronnie

标签 (1)
标记 (4)
0 项奖励
1 解答
973 次查看
jeremyzhou
NXP Employee
NXP Employee

Hi,
Thank you for your interest in NXP Semiconductor products and for the opportunity to serve you.
I basically confirm the phenomenon you mentioned, in my opinion, it's a bug.
Have a great day,
TIC

-------------------------------------------------------------------------------
Note:
- If this post answers your question, please click the "Mark Correct" button. Thank you!

 

- We are following threads for 7 weeks after the last post, later replies are ignored
Please open a new thread and refer to the closed one, if you have a related question at a later point in time.
-------------------------------------------------------------------------------

在原帖中查看解决方案

0 项奖励
3 回复数
974 次查看
jeremyzhou
NXP Employee
NXP Employee

Hi,
Thank you for your interest in NXP Semiconductor products and for the opportunity to serve you.
I basically confirm the phenomenon you mentioned, in my opinion, it's a bug.
Have a great day,
TIC

-------------------------------------------------------------------------------
Note:
- If this post answers your question, please click the "Mark Correct" button. Thank you!

 

- We are following threads for 7 weeks after the last post, later replies are ignored
Please open a new thread and refer to the closed one, if you have a related question at a later point in time.
-------------------------------------------------------------------------------

0 项奖励
965 次查看
rshipman
Contributor V

Many thanks Jeremy.

Perhaps one for the errata document?

0 项奖励
957 次查看
mitterha
Senior Contributor I

Hello rshipman,

I can't tell you anything about the NXP uart driver or resetting the underflow flag but we are using the RT1021 with the following code to check for underflow in an interrupt service routine:

dwStatus = LPUART_GetStatusFlags(USART_BASE);

if((dwStatus & kLPUART_RxFifoUnderflowFlag) != 0)

{

--> Underflow, stop

}

and this never runs into an underflow with one exception:

If I open the debugger view for the lpuart register in EWARM the debugger reads data from fifo. If there is no data this will result in a fifo underflow.

Did you open the debugger view for the lpuart registers while running your code?

Kind regards,

Steve

0 项奖励