Do the GPIO slew rate and drive strength settings apply to the SEMC SDRAM interface?

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 

Do the GPIO slew rate and drive strength settings apply to the SEMC SDRAM interface?

1,090 次查看
gerry1
Contributor I

It is not clear to me in the reference manual whether the slew rate and drive strength of the SDRAM signals can be set using the GPIO pin settings for these parameters. Are these signals adjustable or do they have default settings that are used?

0 项奖励
3 回复数

1,083 次查看
nickwallis
Senior Contributor I

Things like drive strength and slew rate are properties of the pin - these are independent of GPIO settings and are set using the IOMUXC. So yes, you can set them independently.

For an example, take a look at the function IOMUXC_SetPinConfig() which you should find calls to in BOARD_InitBootPins()

-Nick

0 项奖励

1,077 次查看
gerry1
Contributor I

Thanks for your response Nick. So as I understand what you are saying, the pin properties will affect the performance of the SDRAM control, address and data outputs.

0 项奖励

1,056 次查看
nickwallis
Senior Contributor I

Correct - at least this is my understanding, and also what I have observed on the oscilloscope.

-Nick

0 项奖励