IMXRT1064 SEMC - SRAM SYNC CLOCK Pins

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

IMXRT1064 SEMC - SRAM SYNC CLOCK Pins

759件の閲覧回数
Lukas_Frank
Senior Contributor I

Hi Dear Authorized,

 

I am asking this question to be sure about SYNC Mode Output Pins. I am looking for pin ouputs related to SEMC_CLKX0 and SEMC_CLKX1 for SRAM mode. We have mentioned about the below informations related to them:

  • SEMC_CLK5 related PAD is  GPIO_EMC_40 or GPIO_SD_B0_02 with MUX_MODE ALT9
  • SEMC_CLK6 related pad is GPIO_AD_B0_11 or GPIO_SD_B0_03, both MUX_MODE is ALT9

I am getting below error when I configure it from ConfigTools for "GPIO_EMC_40" pin. There is no rising errors for "GPIO_SD_B0_02", "GPIO_AD_B0_11", and "GPIO_SD_B0_03".

MCUConfig_SEMC_NotFeasible.png

MCUConfig_SEMC_Clock_Feasible.png

 

Could you please help me about the error?

Thanks and Regards.

ラベル(1)
0 件の賞賛
返信
2 返答(返信)

686件の閲覧回数
Pavel_Hernandez
NXP TechSupport
NXP TechSupport

Hello, I'm following your case and I do the test in the IDE, I suggest deactivating the RDY to use the ALT9.

Pavel_Hernandez_1-1681318190758.png

Pavel_Hernandez_0-1681318140949.png

Best regards,
Pavel

0 件の賞賛
返信

743件の閲覧回数
Pavel_Hernandez
NXP TechSupport
NXP TechSupport

Hello, my name is Pavel, and I will be supporting your case, let me review your information and when I have more information, I will contact you.

Best regards,
Pavel

0 件の賞賛
返信