i.MX8QXP CSI-PIXEL_CLK_POL behavior

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 

i.MX8QXP CSI-PIXEL_CLK_POL behavior

930 次查看
mamorukanou
Contributor IV

Hello community,

We are connecting a Parallel camera to the CSI interface of i.MX8QXP and trying to capture video.
We are studying the setup time and hold time of each signal for the image input clock of i.MX8QXP. Please tell me about the input clock and the timing of HSYNC input, VSYNC input and data input.
Q)
Is the equivalent circuit of VSYNC_POL, HSYNC_POL, and PIXEL_CLK_POL of the CSI_CTRL_REG_CLR register considered as shown in the attached figure?

BestRegards,

Kanou

0 项奖励
回复
2 回复数

834 次查看
nxf54947
NXP Employee
NXP Employee

Hello  kanou_mamoru@tte.toyotsu.net‌,

I will have to ask you to please contact your DBM (Distributor Business Manager) for assistance regarding the i.MX 8QXP. As this processor continues in preproduction, its peripheral settings and documentation may change in near future.

My apologies for the inconvenience this may cause to you.

Kind regards,

Ruben

0 项奖励
回复

833 次查看
mamorukanou
Contributor IV

Hi Ruben,

I got it. I'll ask NXP Japan FAE.

Thanks,

BR, Kanou

0 项奖励
回复