i.MX6 EIM Asynchronous Timing

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 

i.MX6 EIM Asynchronous Timing

1,296 次查看
mlu
Contributor I

I am trying to program EIM CS0 for non-multiplexed asynchronous access to CPLD-based registers, but I cannot program proper timing of CS, OE, ADV, etc unless I understand when the processor samples data from the data bus during a read cycle.  I have read the EIM section of the IMX6DQ Reference Manual, but did not find the answer.  When during an asynchronous read cycle does the i.MX6 latch data from the data bus?

标签 (1)
标记 (2)
0 项奖励
回复
1 回复

633 次查看
LinWang
NXP Employee
NXP Employee

Hi Mike,

Please share your schematic first, let's double check if connections are correct.

Thanks!

Lin

0 项奖励
回复