i.MX6 BOOT_MODE pins - voltage level thresholds

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 

i.MX6 BOOT_MODE pins - voltage level thresholds

591 次查看
K_Steinhammer
Contributor III

According to the I.MX6S & i.MX6QP datasheets, the GPIO pins threshold levels are defined as:

Parameter SymbolTest ConditionsMinMaxUnits
High-Level input voltageVIH —0.7 × OVDDOVDDV
Low-Level input voltage  VIL00.3 × OVDDV

Does this also apply to the levels of BOOT_MODE pins with OVDD beeing VDD_SNVS_IN?

If not - which thresholds have to be applied?

Thanks

  KST

标签 (1)
标记 (3)
0 项奖励
回复
1 回复

497 次查看
igorpadykov
NXP Employee
NXP Employee

Hi Klaus

yes this also apply to the levels of BOOT_MODE pins with OVDD beeing VDD_SNVS_IN.

Best regards
igor
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

0 项奖励
回复