IMX8DX SAI2 MASTER MODE

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

IMX8DX SAI2 MASTER MODE

ソリューションへジャンプ
1,057件の閲覧回数
afridi20
Contributor III

Hi NXP team,                                                                                                                                                                                                                                                                                                                              In IMX8DX SAI0/SAI1 interface as master mode, SAI0/SAI1 can able to produce the clock  to slave device while it is used for both playback and capture operations. TXC and TXFS pinouts of SAI0 are able to generate bit clock and frame sync clock. But SAI2/SAI3 cannot able to generate while it is configured in master mode. Is it possible to use SAI2 as a master and generate bit/frame sync clock for other slave device like FM module? The data sheet shows SAI2 is receive only and contains pinmux as ADMA_SAI2_RXC, ADMA_SAI2_RXD and ADMA_SAI2_RXFS. Kindly help on this issue and comment whether clock generation is possible in SAI2/SAI3 pins.                                                                                                                    

タグ(1)
0 件の賞賛
返信
1 解決策
1,018件の閲覧回数
Rita_Wang
NXP TechSupport
NXP TechSupport

Recommend you to use the SAI0/1, As you can see in our RM that SAI0 and SAI1 are transmit/receive; SAI2 and SAI3 are receive only.

元の投稿で解決策を見る

0 件の賞賛
返信
2 返答(返信)
1,015件の閲覧回数
afridi20
Contributor III

Thank you @Rita_Wang  for your support.

0 件の賞賛
返信
1,019件の閲覧回数
Rita_Wang
NXP TechSupport
NXP TechSupport

Recommend you to use the SAI0/1, As you can see in our RM that SAI0 and SAI1 are transmit/receive; SAI2 and SAI3 are receive only.

0 件の賞賛
返信