I.MX7 power sequencing

キャンセル
次の結果を表示 
次の代わりに検索 
もしかして: 

I.MX7 power sequencing

462件の閲覧回数
NIKHITHAANTONY
Contributor I

In the datasheet of I.MX7 it is given that, VDD_SOC should powerup before NVCC_DRAM and NVCC_DRAM_CKE. So whether it can be done by software. In hardware design, whether we need to take care anything for delaying NVCC_DRAM and NVCC_DRAM_CKE

0 件の賞賛
5 返答(返信)

444件の閲覧回数
NIKHITHAANTONY
Contributor I

Then How VDD_SOC will become high before NVCC_DRAM and NVCC_DRAM_CKE.

0 件の賞賛

438件の閲覧回数
igorpadykov
NXP Employee
NXP Employee

>How VDD_SOC will become high before NVCC_DRAM and NVCC_DRAM_CKE

 

in hardware. Use appropriate PMIC with power-up sequence compatible with i.MX7D datasheet

requirements.

 

Best regards
igor

0 件の賞賛

430件の閲覧回数
NIKHITHAANTONY
Contributor I

We designed I.MX7 processor as per SABRE board. In that PMIC PF3000 is used. 

So there will be correct power sequencing..right?

0 件の賞賛

425件の閲覧回数
igorpadykov
NXP Employee
NXP Employee

>We designed I.MX7 processor as per SABRE board. In that PMIC PF3000 is used. 

>So there will be correct power sequencing..right?

 

right

0 件の賞賛

450件の閲覧回数
igorpadykov
NXP Employee
NXP Employee

Hi NIKHITHA

 

>whether it can be done by software..

 

no

 

>whether we need to take care anything for delaying NVCC_DRAM and NVCC_DRAM_CKE

 

no need.

 

Best regards
igor

0 件の賞賛