Device tree iMX6ULL 14 x 14 EVK SD1 VMMC GPIO assignment

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

Device tree iMX6ULL 14 x 14 EVK SD1 VMMC GPIO assignment

1,145 Views
jupiter_hce
Contributor III

Hi,

Our customized iMX6ULL device is designed based on iMX6ULL 14 x 14 EVK, the imx6ull-14x14-evk.dts defines reg_sd1_vmmc to link the VSD_3V3 to GPIO 9, which seems a hard coded GPIO 9 assignment, if it is correct, it means the GPIO 9 has already been used, the customized design should forbid to use GPIO 9 again, right?

reg_sd1_vmmc: regulator@1 {
compatible = "regulator-fixed";
regulator-name = "VSD_3V3";
regulator-min-microvolt = <3300000>;
regulator-max-microvolt = <3300000>;
gpio = <&gpio1 9 GPIO_ACTIVE_HIGH>;
enable-active-high;
};

Appreciate NXP support to clarify it.

Thank you very much.

Kind regards,

- jupiter

 

 

Labels (1)
0 Kudos
4 Replies

1,130 Views
jupiter_hce
Contributor III

I have further debugged it and I figured out that the GPIO 9 is indeed linked to VSD_3V3:

reg_sd1_vmmc: regulator@1 {
    .............

    regulator-name = "VSD_3V3";
    gpio = <&gpio1 9 GPIO_ACTIVE_HIGH>;
    enable-active-high;
};

But GPIO 9 is also defined for SD1 RESET in imx6ull-14x14-evk.dts:

imx6ul-evk {
pinctrl_hog_1: hoggrp-1 {
fsl,pins = <
MX6UL_PAD_UART1_RTS_B__GPIO1_IO19 0x17059 /* SD1 CD */
MX6UL_PAD_GPIO1_IO05__USDHC1_VSELECT 0x17059 /* SD1 VSELECT */
MX6UL_PAD_GPIO1_IO09__GPIO1_IO09 0x17059 /* SD1 RESET */
>;
};

That seems wrong, the GPIO 9 has already been used to connect to VSD_3V3, there is no way it can be used for  That does not look right, does it? It seems to me a bug, could you please clarify it?

Thank you.

Kind regards,

- jupiter

 

 

 

0 Kudos

1,099 Views
jimmychan
NXP TechSupport
NXP TechSupport

Could you show me the part of the schematic? what is this GPIO1_IO09 connecting to?

0 Kudos

1,088 Views
jupiter_hce
Contributor III

The GPIO1_IO09 is connect to WiFi chip RESET.

Thank you.

Kind regards,

- jupiter

 

0 Kudos

1,001 Views
jupiter_hce
Contributor III

Dear NXP support,

Could you please respond and clarify why the GPIO9 is defined twice?

Thank you.

Kind regards,

jh

0 Kudos