About Table 6-50 (Quad SPI configuration parameters) of i.MX 7 Dual Reference Manual

取消
显示结果 
搜索替代 
您的意思是: 

About Table 6-50 (Quad SPI configuration parameters) of i.MX 7 Dual Reference Manual

476 次查看
goto11
Contributor III

Hello,

For the settings of Full Speed Phase Selection and Full Speed Delay Selection, is the value of QuadSPIx_SMPR [DDRSMP] updated in DDR mode?

How many QuadSPIx_SMPR [DDRSMP] do you support for each of the examples below?
Example 1
Full Speed Phase Selection: 0
Full Speed Delay Selection: 1
Example 2
Full Speed Phase Selection: 1
Full Speed Delay Selection: 0

 

best regards
Goto

标签 (1)
0 项奖励
3 回复数

462 次查看
nxf63675
NXP Employee
NXP Employee

Hi Goto,

 

The first question is yes.

And for the second question, it just supports two modes for each example.

 

Hope this helps you.

Regards,

Israel H.

0 项奖励

425 次查看
goto11
Contributor III

hello,

I haven't received an answer back, so I'll change the question.


Is the correspondence of the QSPI_SMPR [DDRSMP] register for Full Speed Phase Selection and Full Speed Delay Selection (Table 6-50 in the Reference Manual) in DDR mode as follows?

 

Full Speed Phase Selection | 0 | 1 | 0 | 1
________________________________________________________

Full Speed Delay Selection | 0 | 0 | 1 | 1
=====================================================
QSPI_SMPR [DDRSMP]    | 0 | 1 | 2 | 3

 

Regards,

Goto

0 项奖励

458 次查看
goto11
Contributor III

Hello,

Please tell me the correspondence between Full Speed Phase Selection and Full Speed Delay Selection with QSPI_SMPR [DDRSMP].
As an example, please tell us about two cases.
What is QSPI_SMPR [DDRSMP] set when Full Speed Phase Selection is "1" and Full Speed Delay Selection is "0"?
What is QSPI_SMPR [DDRSMP] set when Full Speed Phase Selection is "1" and Full Speed Delay Selection"1"?

Regards,

Goto

0 项奖励