About MIPI DSI in the i.MX 7Dual Applications Processor Reference Manual

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

About MIPI DSI in the i.MX 7Dual Applications Processor Reference Manual

281 Views
goto11
Contributor III

Hello,

In the CLKLANE_STOP_START field of MIPI_DSI_CONFIG[30], there is an explanation of the operation when first HBP to second HFP for each VSYNC.
I seem to be able to turn off the clock lane on all VSYNC segments, what is the reason for such a control?

Regards,
Goto

Labels (1)
0 Kudos
0 Replies